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 
Abstract—In this letter, we propose parallel SC (Successive 
Cancellation) decoder and parallel SC-List decoder for polar 
codes. The parallel decoder is composed of )1(2  mM m  
component decoders working in parallel and each component 
decoder decodes a Polar code of a block size of M/1 of the original 
Polar code. Therefore the parallel decoder has M times faster 
decoding speed. Our simulation results show that the parallel 
decoder has almost the same error-rate performance as the 
conventional non-parallel decoder. 
 
Index Terms—Polar codes, SC decoder, SC-LIST decoder  
I. INTRODUCTION 
olar codes are a major breakthrough in coding theory [1]. 
They can achieve Shannon capacity with a simple encoder 
and a simple successive cancellation decoder, both with low 
complexity of the order of  NN logO , where N is the code block 
size. When the code block size is long enough, the simple SC 
decoder can approaches Shannon capacity. But for short and 
moderate lengths, the error rate performance of polar codes with 
the SC decoding is not as good as LDPC or turbo codes. A new 
SC-list decoding algorithm was proposed for polar codes 
recently [2], which performs better than the simple SC decoder 
and performs almost the same as the optimal ML (maximum 
likelihood) decoding at high SNR. In order to improve the low 
minimum distance of polar codes, the concatenation of polar 
codes with simple CRC was proposed [2], and it was shown that 
a simple concatenation scheme of polar code (2048, 1024) with 
a 16-bit CRC using the SC-List decoding can outperform Turbo 
and LDPC codes [3][4].  
Although Polar codes provide good error-rate performance, 
the SC and SC-List decoder work in a serial fashion. They 
decode information bits one-by-one. It is very hard to achieve a 
high decoding speed or low latency due to this serial decoding. 
Some work [5][6] has been on reducing the decoding latency of 
SC decoder of Polar codes by optimizing the hardware design of 
the SC decoder, and the improvement in the decoding speed is 2 
times faster. In this letter, we propose both parallel SC and 
SC-List decoder to overcome this drawback. This parallel 
decoder consists of many component decoders which work in 
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parallel, therefore we can achieve much higher decoding speed 
or much lower latency. Our improvement in the decoding speed 
is )1(2  mM m times faster if M component decoders are used. 
Simulations show that the parallel decoders provide the same 
error-rate performance as the conventional decoders. 
In section II, we propose three parallel decoders with two 
component decoders, with four component decoders and with 
eight component decoders. We also provide simulation results.  
Finally we draw some conclusions in section III. 
  
II. PARALLEL SC AND SC-LIST DECODERS 
A. Polar Codes 
Let 
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F , nF  is a NN   matrix, where nN 2 , n  
denotes nth Kronecker power, and  1  nn FFF . Let the 
n-bit binary representation of integer i be 021 ,...,, bbb nn  . The 
n-bit representation nbbb ,...,, 10  is a bit-reversal order of  i. The 
generator matrix of polar code is defined as nNN FBG
 , where 
NB  is a bit-reversal permutation matrix. The polar code is 
generated by 
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N
N
NN FBuGux  111                       (1) 
where  N
N xxxx ,...,, 211   is the encoded bit sequence, and 
 N
N uuuu ,...,, 211   is the encoding bit sequence. The bit indexes 
of Nu1  are divided into two subsets: the one containing the 
information bits and the other containing the frozen bits. For 
simplicity, the frozen bits are set “0”.  
 
B. Parallel SC Decoder with Two Component Decoders 
Due to the special structure of nF , Polar code can be 
expressed as 
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where  2/12/2/2/11 NNNNNNN BvBvBu   
Furthermore, we have 
 )1(2/2/1)1(2/2/11  nNNnNNN FBbFBax               (3) 
where NN
NN vva 12/
2/
1
2/
1   and  
N
N
N vb 12/
2/
1  . 
From (3), we can see that one Polar code of block size N can 
be decomposed into two sub Polar codes each with a block size 
of  2/N , but the encoding bits  2/1
Na  and 2/1
Nb  are correlated.  
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After passing Nx1 through a channel, we have the received 
signal Ny1 . We propose a parallel SC decoder to decode the 
received signal as follows. The parallel SC decoder consists of 
two component SC decoders: one uses 2/1
Ny  as input to decode 
2/
1
Na , and the other uses NNy 12/   as input to decode 
2/
1
Nb . Two 
SC decoders calculate log likelihood ratios: )ˆ,( 11
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The decision on ia  and ib  is made either independently or 
jointly. If both iv  and iNv 2/  are information bits, then 
iNii vva  2/  and iNi vb  2/  are independent from each other 
and decisions are made independently as 
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If both iv  is a frozen bit and iNv 2/  is a information bit, then 
iNii vba  2/ , an equal gain combing of the log likelihood 
ratios is used to decode: 
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Fig. 1 shows the parallel decoder structure. Since the two 
component SC decoders operate decoding in parallel, the 
decoding speed of this parallel decoder is two times faster than 
the conventional SC decoder.  
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Fig. 1  The Proposed Parallel SC Decoder with Two Component Decoders.  
 
C. Parallel SC Decoder with Four Component Decoders 
The Polar code can be further expressed as 
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From (10), we can see that one Polar code of a block size N 
can be decomposed into four sub Polar codes each with a block 
size of  4/N , but the encoding bits  4/1
Na , 4/1
Nb , 4/1
Nc  and 4/1
Nd  
are correlated.  
A proposed parallel SC decoder consists of four component 
decoders as shown in Fig. 2. The four component decoders use 
4/
1
Ny  , 2/ 14/
N
Ny  , 
4/3
12/
N
Ny   and 
N
Ny 14/3  as inputs to decode 
4/
1
Na , 
4/
1
Nb , 4/1
Nc  and 4/1
Nd , respectively, and they calculate log 
likelihood ratios: )ˆ,( 11
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independently. Since )ˆ,ˆ,ˆ,ˆ( iiii dcba  are correlated, we will firstly 
decode independent bits ),,,( 4/32/4/ NiNiNii vvvv  , which are 
decoded by maximizing the equally combined log likelihood 
ratios: 
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where ),,,( iiii dcba is a function of ),,,( 4/32/4/ NiNiNii vvvv   
defined in (11).  
Since Nv1  is an interleaved version of
Nu1 , 
),,,( 4/32/4/ NiNiNii vvvv   may contain frozen bits which are set 
“0”, the maximization of (12) is an exhaustive search of all 
combinations of the non-frozen bits. After 
),,,( 4/32/4/ NiNiNii vvvv  is detected, we obtain )
ˆ,ˆ,ˆ,ˆ( iiii dcba from 
(11). If ),,,( 4/32/4/ NiNiNii vvvv  are all information bits, then 
),,,( iiii dcba are independent from each other and the above 
detection can be simplified as detecting 
),,,( iiii dcba independently according to their log-likelihood 
ratios. 
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Fig. 2  The Proposed Parallel SC Decoder with Four Component Decoders.  
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D. Parallel SC Decoder with Eight Component Decoders 
Straightforwardly, let  
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From (14), we can obtain a parallel SC decoder with eight 
component SC decoders as shown in Fig. 3. 
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Fig. 3  The Proposed SC decoder with Eight Component Decoders.  
 
E. Parallel SC-LIST Decoder with Two Component Decoders 
We propose a parallel SC-LIST decoder to decode the 
received signal as shown in Fig. 4. The parallel SC decoder 
consists of two component SC-LIST decoder: decoder A uses 
2/
1
Ny  as input to decode 2/1
Na , and decoder B uses NNy 12/   as 
input to decode 2/1
Nb . Each path },{ mmm BAP   )1( Lm   
consists of two sub-paths: }ˆ,,ˆ,ˆ{ 1,2,1,  kmmmm aaa A for the 
decoder A and }ˆ,,ˆ,ˆ{ 1,2,1,  kmmmm bbb B for the decoder B. At 
decoding time k, the decoder A generates 2L new paths: 
}0ˆ,{ , kmm aA  and }1ˆ,{ , kmm aA , )1( Lm  , and the decoder B 
generates 2L new paths: }0ˆ,{ , kmm bB  and }1
ˆ,{ , kmm bB  
)1( Lm  . We generate L/2L/4L combined paths according to 
)  ,( 2/Nkk vv  as follows: 1) If both kv and 2/  Nkv  are frozen 
bits, then 0ˆˆ  kk ba and L combined paths   
are }0ˆ,0ˆ,,{ ,,  kmkmmmm baBAP , )1( Lm  ; These L paths are 
split into two groups: }0ˆ,{ , kmm aA  )1( Lm   for the decoder A 
and }0ˆ,{ , kmm bB  )1( Lm  for the decoder B. 2) If kv is a 
frozen bit and 2/  Nkv  is a information bit, then 2/
ˆˆ
Nkkk vba   
and we generate 2L combined paths: }0ˆ,0ˆ,,{ ,,  kmkmmm baBA  
and }1ˆ,1ˆ,,{ ,,  kmkmmm baBA )1( Lm  ; The path metrics of the 
combined path }ˆ,ˆ,,{ ,, kmkmmm baBA  is the sum of path metrics of 
path }ˆ,{ ,kmm aA  and path }
ˆ,{ ,kmm bB . 3) If  
both kv and 2/  Nkv  are information bits, 4L combined paths are 
generated as }ˆ,ˆ,,{ 2/,2/, NkkmNkkkmmm vbvva  BA , where 
}1,0{, 2/ Nkk vv ; If the number of combined paths is larger 
than a predefined threshold maxL , maxL  best combined paths 
are kept. We choose LL max in Fig. 4. Each combined path is 
split into two sub-paths with one for the decoder A and one for 
the decoder B. 
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Fig. 4 The Proposed SC-LIST decoder with Two Component Decoders.  
     
F. Parallel SC-LIST Decoder with Four Component Decoders 
  We propose a parallel SC-LIST decoder to decode the 
received signal as shown in Fig. 5. The parallel SC decoder 
consists of four component SC-LIST decoders A/B/C/D: They 
use 4/1
Ny  , 2/ 14/
N
Ny  , 
4/3
12/
N
Ny   and 
N
Ny 14/3  as inputs to decode 
4/
1
Na , 
4/
1
Nb , 4/1
Nc  and 4/1
Nd , respectively. Each path 
},,,{ mmmmm DCBAP   )1( Lm  consists of four sub-paths: 
}ˆ,,ˆ,ˆ{ 1,2,1,  kmmmm aaa A , }
ˆ,,ˆ,ˆ{ 1,2,1,  kmmmm bbb B ,  
}ˆ,,ˆ,ˆ{ 1,2,1,  kmmmm ccc C  and }
ˆ,,ˆ,ˆ{ 1,2,1,  kmmmm ddd D for the 
decoder A, B, C and D, respectively. At decoding time k, each 
decoder produces 2L new paths. We generate L/2L/4L/8L/16L 
combined paths according to all combinations by taking 
different values of information bits in 
)  ,,  ,( 4/32/4/ NkNkNkk vvvv  , and for each 
combination, }ˆ,ˆ,ˆ,ˆ{ ,,,, kmkmkmkm dcba is calculated as 
follows: 4/32/4/ ˆˆˆˆˆ NkNkNkkk vvvva   , 4/34/ ˆˆ
ˆ
NkNkk vvb   , 
 4 
4/32/
ˆˆˆ
NkNkk vvc   and 4/3ˆ
ˆ
Nkk vd  . Let w be the number of 
information bits in )  ,,  ,( 4/32/4/ NkNkNkk vvvv  , the number of 
the generated combined paths is Lw2 . Since }4,3,2,1,0{w , 
}16,8,4,2,1{2 w . If max2 LL
w  , the maxL  best paths are kept, 
and these maxL  paths are split into max4L  sub-paths for the 
decoder A, B, C and D. We choose LL max in Fig. 5. 
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Fig. 5  The Proposed SC-LIST decoder with Four Component Decoders. 
 
G. Performance Simulations 
Fig. 6 shows bit error rate (BER) and frame error rate (FER) 
of Polar code (2048,1024) with the conventional SC decoding 
and our proposed parallel SC decoding. Fig. 7 shows BER and 
FER of Polar code (2048,1008) with 16-bit CRC using the 
conventional SC-LIST and our proposed parallel SC-LIST 
decoding,  where the list size is 32max L  and the adaptive list 
algorithm[4] is used. It is shown that the parallel decoders 
perform almost the same as the conventional non-parallel 
decoder for both the SC and the SC-LIST decoding.  
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Fig. 6  The error-rate performance of polar code (2048, 1024) with the 
conventional SC and our proposed SC parallel decoding. 
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Fig. 7  The error rates of polar code (2048, 1008) with 16-bit CRC using the 
conventional SC-List and our proposed parallel SC-List decoding. 
 
III. CONCLUSION 
In this letter, we propose parallel SC and SC-LIST decoder 
which are composed of )1(2  mM m  component decoders 
working in parallel. The proposed parallel decoder can provide 
M times faster decoding speed than the conventional decoder. 
Since each component decoder decodes a Polar code with a 
block size MN / , the decoding complexity of each component 
decoder is in order of  )/log(/O MNMN  for the SC decoder and 
in order of  )/log(/O MNMLN  for the SC-LIST decoder. The 
overall complexity of the whole parallel decoder is in order of 
 )/log(O MNN  for the SC decoder and in order of 
 )/log(O MNLN  for the SC-LIST decoder, which is less than the 
conventional SC and the SC-LIST decoder, respectively. Our 
simulation results show that the parallel decoders perform 
almost the same as the conventional non-parallel decoders.  
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